

**Military Technical College  
Kobry El-Kobbah,  
Cairo, Egypt**



**8<sup>th</sup> International Conference  
on Electrical Engineering  
ICEENG 2012**

## **Low voltage low power programmable logic gate based on SE-MOSFET**

*By*

Soha Ahmed

Hesham F. A. Hamed

E.A. M. Hasaneen

### **Abstract:**

Single electron transistor (SET) is one of the most promising devices for nano-scale circuit design. In this paper, new low voltage low power programmable logic gate circuits using SE-MOSFET are presented. Devices that combine single-electron and metal–oxide–semiconductor (MOS) transistors allows compact realization of basic logic function that exhibit periodic transfer characteristics. The proposed SE-MOSFET logic gates are useful for implementing binary logic circuits. The proposed programmable logic gate is verified by simulating the circuit using PSPICE. The results show that the operation of proposed circuit is in accordance with the theories.

### **Keywords:**

SE-MOSFTT Hybrid Circuits, Low Power Circuits, Logic Gate.

**Electrical Engineering Depart., Faculty of Engineering  
Minia University, El-Minia, Egypt**

## **1. Introduction:**

Recent progress in Si LSIs has made it possible to Miniaturize devices, especially the gate length of MOSFETs, to the order of 10-nm. This not only makes device fabrication difficult but also makes it difficult to attain high performance. Another difficulty in current LSIs is increasing power dissipation in a small Si chip.

Single-electron transistors (SETs) are very attractive for digital logic applications because they have the key advantages such as ultra small size, ultra low power consumption and new functionalities due to Coulomb oscillation and Coulomb blockade [1,2]. However, there are particular obstacles for implementing SET logic gates, such as low voltage gain, high output impedance, and sensitivity to background To overcome the inherent disadvantages of SETs, various types of hybrid circuits combining SETs with metal–oxide–semiconductor field-effect transistors (MOSFETs), SET-MOSFET hybrid circuits, have been proposed [3–6]. The use of SETs combined with MOS transistors [3,7] allows compact realization of basic logic functions that exhibit periodic transfer characteristics, whose amplitude, period and phase can be programmed independently. This unique property is particularly useful for implementing binary logic circuits, MV logic circuits and binary-MV mixed-mode logic circuit

## **2. Principle of Operation:**

The SET is the most fundamental of various single-electron devices. The SET must have a small conductive island to exploit the Coulomb blockade for manipulating electrons by means of one-by-one transfer.




Figure.1 The universal literal gate comprising a SET, a MOSFET and a constant-current (CC) load  $I_o$ .

Fig.1(a) is a schematic of the universal literal gate comprising a SET, a MOSFET and a constant-current (CC) load  $I_o$ . A MOSFET with a fixed gate bias of  $V_{gg}$  is used here to keep the SET drain voltage almost constant at  $V_{gg} - V_{th}$ , where  $V_{th}$  is the MOSFET threshold voltage. This  $(V_{gg} - V_{th})$  is set low enough to sustain the Coulomb-blockade condition. Current through this circuit increases and decreases periodically as a function of input voltage [Fig.1(b)] unless the CC load is connected. The current is determined only by the input voltage; it is independent of the output Voltage, because the drain voltage of the SET is kept constant by the MOSFET. When the CC load is connected and the increasing drain current crosses the load line  $I_o$  of the output voltage switches very sharply from high to low. Then on the other hand, when the decreasing drain current crosses the load line, the output voltage switches from low to high. And so on. Thus, sharp square-wave-like input-output characteristics with a large voltage swing are obtained [Fig.1(c)]. The output  $V_{out}$  becomes logic 1 when the SET is off and  $V_{out}$  becomes logic 0 when the SET is on. The periodic waveform of the output is shifted by half period applying a constant dc voltage  $V_{ctl} = e/C_c$  {V}, where  $C_c$  is the control of the control gate the waveform shift due to the control-gate potential as illustrated in fig.1 (b). So the circuit in fig.1(a) can be used as an inverter if  $V_{pg} = 0$ , used as a buffer if  $V_{pg} = 1$  and used as XOR}}}}}}}}if  $V_{pg} = V_{in2}$  the output will be  $V_{out} = V_{in1} \oplus V_{in2}$




Figure.2 The parallel gate




Figure.3 Proposed logic circuit.

When we use parallel gate as show in figure2 We have two control gate and

$V_{out} \{ V_{in1}.V_{in2} \quad \text{If } V_{g1}=1 \text{ and } V_{g2}=1$

$\quad \overline{V_{in1}}.V_{in2} \quad \text{If } V_{g1}=0 \text{ and } V_{g2}=1$

$\quad V_{in1}.\overline{V_{in2}} \quad \text{If } V_{g1}=0 \text{ and } V_{g2}=0$

$\quad V_{in1}.\overline{V_{in2}} \quad \text{If } V_{g1}=1 \text{ and } V_{g2}=0$

### **3.Proposed Programmable Logic Circuit**

In this paper we construct programmable logic circuit that consists of two blocks, the first blocks, is the parallel gate in fig.2 (a) and the second blocks, is the literal gate in fig.1 (a) where  $X$  and  $Y$  are input signals. Fig.3(a) shows a schematic diagram of a programmable logic circuit using the SE-MOSFET hybrid circuits. In the parallel gate circuit, the two gate used as input gates and the other two gates used as control gates. In the lateral gate one of the two gates is connected to the out put of the parallel gate and the second gate used as control gate. When the two inputs of programmable logic circuit to the inputs  $X$  and  $Y$ , and the control gates to the control voltages  $A, B$  and  $C$  as shown in Fig.4, there are possible twelve function for the circuit corresponding to the parameters  $(A, B, C)$  as show in fig.4.

### **4.Simulation Results**

Figures (5-7) show the simulation results of the proposed of a programmable logic circuit Here the tunneling resistances of drain and source junction in the SET  $R_d = R_s = 100 \text{ k}$ , capacitances of drain and source junction in the SET  $C_d = C_s = 0.18 \text{ aF}$ , gate capacitances in the SET  $C_{g1} = C_{g2} = 0.27 \text{ aF}$  and temperature  $T = 100 \text{ K}$ . the enhancement-mode PMOSFETs  $M_{i1}, M_{i2}$ , are used as the current source, and the gate width and length of the enhancement-mode PMOSFETs are  $.1 \text{ } \mu\text{m}$  and  $0.1 \text{ } \mu\text{m}$ , respectively. The gate width and length of the enhancement-mode NMOSFETs,  $M_{h1}, M_{h2}$ , are  $0.1 \text{ } \mu\text{m}$  and  $0.1 \text{ } \mu\text{m}$ , respectively. The Bias voltage ( $V_{gg}$ ) of the enhancement-mode NMOSFET gate is  $0.49 \text{ V}$ . The other parameter is  $V_{DD} = 0.9 \text{ V}$ . But of course we need to address many technical limitation As Set's are made smaller, there is an increase in the operating temperature, the operating frequency, and the device packing density. These are desirable consequences of the shrinking of SET devices. The undesirable consequences of the shrinking of Set's are that the electric fields increase, the current densities increase, the operating voltage increases, the energy dissipated per switching event increases, and the power dissipated per unit area increases, the voltage gain decreases, the charge gain decreases, and the number of Coulomb oscillations that can be observed decrease. Fig.5 shows the simulated waveforms of

the input signal X, input signal Y, and the output of each case. Fig.6 shows the simulated waveforms of the input signal X, input signal Y, and the output when we connect the two inputs in the parallel gate by each other (X and Y).

We can increase the number of inputs by increase number of parallel SET as show in fig.3.

fig.7 shows the simulated waveforms of four inputs.

## 5. Conclusion

In this paper, we proposed basic SET logic gates useful for designing a programmable logic circuit that operate all combination logic circuit by change the potential voltage of the Control –gate. The proposed a programmable logic circuit seems useful in many applications, where low-power area-efficient circuit implementation of mixed-signal interface is essential. Such applications may include logic-in-memory circuits, functional memory systems, Field-Programmable Gate Arrays (FPGAs), computational sensors with on-chip signal processing capability (such as computational image sensors and intelligent chemical/biological sensors), advanced smart dust, signal processors for mobile devices, etc

## References

- [1] Likharev K K 2000 Single-electron devices and their applications *Proc. IEEE* **87** 606–32
- [2] Stone N J and Ahmed H 1999 Logic circuit elements using single-electron tunneling transistors *Electron. Lett.* **35** 1883–4
- [3] Inokawa H, Fujiwara A and Takahashi Y 2003 A multi-valued logic and memory with combined single-electron and metal-oxide-semiconductor transistors *IEEE Trans. Electron Devices* **50** 462–70
- [4] Degawa K, Aoki T, Higuchi T, Inokawa H and Takahashi Y 2004 A single-electron-transistor logic gate family binary, 651Y S Yu and J-B Choi multi-valued, and mixed-mode logic *IEICE Tran Electron.* **E87-C** 1827–36
- [5] Kim S J, Kang J S, Kim W J, Kim Y J, Hur S M, Baek I B, Lee C K, Lee S D and Choi J B 2005 Si-SET with a high Coulomb energy of 600K and its hybrid circuit with FET for a multi-valued logic cells operating 77K *Ext. Abstr. Silicon Nanoelectronics Workshop* pp 138–9
- [6] Park K S *et al* 2005 SOI single-electron transistor with low RC delay for logic cells and SET/FET ICs *IEEE Trans. Nanotechnol.* **4** 242–8
- [7] H. Inokawa and Y. Takahashi, Experimental and simulation studies of single-electron-transistor-based multiple-valued logic, *Proc 33rd IEEE Int. Symp. on Multiple-Valued Logic*, pp.259–266, May




Figure.4 The possible twelve function





Figure 5 The simulated waveforms of the input signal X, input signal Y, and the output of each case.




Figure 6 The simulated waveforms of the input signal X, input signal Y, and the output when we connect the two inputs in the parallel gate by each other (X and Y).




Figure 7 The simulated waveforms of four inputs.