FAULT DETECTION OF THE DATA DISPLAYING SYSTEM IN MARINE CENTERS

Emad* M. Hamad, Mohamed** A. Abd El-Rahman, Mohamed*** E. Nasr and Usama**** B. Sabbah

Abstract

This paper presents a comprehensive analysis of the vessel traffic management system (VTMS). It is shown that displaying system includes the signal state board, with its four driving boards, and station PC. Each driving board feeds one row. We show that, as an example, Row 2 contains six \((7 \times 5\) dot matrix\) modules and each dot has its own flipping coil. In addition, each driving board has 58 Darlington transistors. The address and data lines of the processor Z80180 are used to control the flipping circuit through decoders, addressable latches, buffers and inverters. Interrupt circuit generates signal \(1\) \text{INT} which is used by the processor to switch off all transistors after each dot flipping process. We have built an assembly EPROM program to deal with the two assembly subroutines, activated by \(1\) \text{INT} and \(2\) \text{INT} interrupt signals, to detect faults associated with the flipping circuit transistors. We performed a new visual basic program (paper under publication) in the station PC to handle the detected faults by EPROM program. This work is illustrated practically by tracing measured signals at different points for the example of short and open transistor.

Introduction

The subject of the paper is to analyze the displaying data and detect faults of the flipping circuit components in the system applied in Suez Canal. The main objective of the VTMS resides on minimizing accidents to ensure safe passing of the vessels. In this paper, suggested procedures are implemented to determine the faulty transistor or the digital electronic components connected with it.

Interrupt and Flipping Circuits Analysis

In the flipping circuit shown in Fig.1, the current passes through T46-D1-coil-T3-R22 when T46, T3 are switched ON and T32 and T17 are switched OFF. The current passes in the opposite direction when T32 and T17 are switched ON and T46, T3 are switched OFF. The

* Post graduate student, Suez Canal Authority, Egypt.
** Dr., Air Defense College, Alexandria, Egypt.
*** Professor, Electronics and Communication Department, Tanta University, Egypt.
**** Dr., Director of Planning and Researches Department, Suez Canal Authority, Egypt.
dot will turn to the yellow face in the first case and to black face in the second one. Fig.3
depicts that the current passing through the inductor, rising as a ramp, causes a voltage drop
across the resistor R22 of value $\Omega$. This voltage is normally 4.8V with 380µsec duration.
The interrupt circuit shown in Fig.2 includes two identical wave shaping circuits which are
simply RC circuit, two comparators COMP1, COMP2 and two XOR gates. $R_{3-C_{10}}$ and $R_{5-C_{12}}$
represent these two shaping circuits respectively.

![Fig.1. A simplified circuit for flipping single point of (DotMatrix/7 Segments) module](image)

The time constant of these circuits is:
$$\tau = R_{3}C_{10} = R_{5}C_{12} = 100k\Omega \times 2.2nF = 220\mu\text{sec}.$$  
Therefore the capacitor C10 will charge according to the following the equation:
$$V_o = V_{in} \left(1 - e^{-t/\tau}\right)$$  
Where $V_{in} = 4.8V$. The output voltage of the shaping circuit across the capacitors $C_{10}$ and
$C_{12}$ after $t = 380\mu\text{sec}$ becomes 3.9V. These capacitors will decay to approximately zero
voltage value after $t = 5\tau$ according to $e^{-t/\tau}$ as shown in Fig.4. This voltage is fed to the
inverting terminals of the two comparators COMP1 and COMP2. The reference voltage at the
non-inverting terminals of COMP1, COMP2 is 3.4V and 2V respectively. The output
waveforms of COMP1 and COMP2 are illustrated in Fig.5 and Fig.6. The output of COMP1
is fed to the pin (9) of the XOR1 and its pin (10) is connected to pin (10) of addressable latch
IC21 (74HC259). This allows the processor Z80180 to control the output of the XOR1 which
is connected to the $INT1$ pin. Similarly, the output of COMP2 is fed to the pin (13) of the
XOR2 and its pin (12) is connected to pin (11) of addressable latch IC21 (74HC259). This
allows the processor Z80180 to control the output of the XOR2 which is connected to the
$INT2$ pin.
In the EPROM program of the driving board, the initial settings are as follow:

i) INT/TRAP control register "ITC" with the address (34H) enables the external interrupts
$INT1$, $INT2$ and disables the external interrupt $INT0$. This is done in subroutine (09DEH) which has the following instructions:

09E8  LD A, (06H)  
09EA  OUT0 (34H), A
Fig. 2. Interrupt Interface circuit

Fig. 3. Voltage across R22 "point E and Gnd"

Fig. 4. Pins "4", "6" IC4 comparator

Fig. 5. Pins "4", "2" IC4 comparator

Fig. 6. Pins "4", "6" IC4 comparator
ii) Initial adjustment for memory location (9291H) and XOR1 gate:

```
09ED    LD A, 00H
09EF    LD (9291H), A
09F2    OR  (15H)
09F4    OUT (0FH), A
```

These instructions store (00H) in the memory location (9291H) which is used as a flag to the \textit{INT1} subroutine, then OUT (15H) at the address (0FH). This leads to

\begin{verbatim}
Data lines

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Address lines

<table>
<thead>
<tr>
<th>A7</th>
<th>A6</th>
<th>A5</th>
<th>A4</th>
<th>A3</th>
<th>A2</th>
<th>A1</th>
<th>A0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
\end{verbatim}

The address lines A3- A5 are 001 which are connected to the IC11 3-8 decoder (74HC138) causing IC12 and IC14 to be enabled. The address lines A0-A2 are 111, this will select Q7 in IC12-IC14 (74HC259) which nothing connected to it as shown in Fig 7.

The data lines D3- D5 are 010 which are connected to 3-8 decoder (74HC138) to enable IC21. D0- D2 [101] are input to addressable latch IC21 (74HC259) causing D7 (logic 0) to pass through the output Q5. This output (logic 0) is fed to XOR1 pin #10, and XOR1 will work as a buffer connecting the output of COMP1, shown in Figs. 3, to \textit{INT1} pin of the processor.

iii) Initial adjustment for memory location (9292H) and XOR2 gate:

```
09F6    LD   A, (00H)
09F8    LD   (9292H), A
09FB    OR   (16H)
09FD    OUT  (0FH)
```

These instructions store (00H) in the memory location (9292H) which is used as a flag to \textit{INT2} subroutine. Then out the byte (16H) at the address (0FH).

\begin{verbatim}
Data lines

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Address lines

<table>
<thead>
<tr>
<th>A7</th>
<th>A6</th>
<th>A5</th>
<th>A4</th>
<th>A3</th>
<th>A2</th>
<th>A1</th>
<th>A0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
\end{verbatim}
Fig. 7. Rows and Columns selector
As mentioned before, IC12 & IC14 are enabled, which in conjunction with A0-A2 (111) leads to select nothing as shown in Fig 7.

The data lines D3- D5 are 010 which are connected to 3-8 decoder (74HC138) to enable IC21. D0- D2 [110] are input to addressable latch IC21 (74HC259) causing D7 (logic 0) to pass through the output Q6. This output (logic 0) is fed to XOR2 pin (12), and XOR2 will work as a buffer connecting the output of COMP 2, shown in Fig.3, to INT2 pin of the processor.

In the proceeding section, we will continue to explain the normal operation for the flipping process of any dot. When the current passing through the coil, the voltage drop across R22 is shaped and compared with the reference values in COMP1 and COMP2. This leads to the output waveforms in Figs. 5, 6 to be appeared at the inputs of XOR1 and XOR2 respectively. We note that the duration of interrupt signal INT1 (logic 0) is 38 \( \mu \text{sec} \). Also the duration of interrupt signal INT2 (logic 0) is 200 \( \mu \text{sec} \). This shows that the INT2 occurred first and the processor Z80180 interrupted by INT2 at location (0BFFH) and begins to execute side A of the flow chart in Fig.8. It stores logic 1 at bits 1, 4 at memory location (9290H), (80H) at memory location (9292H) to make the program follows side B at the next execution of interrupt 2 subroutine. Then the processor will output (96H) at the address (0FH) causing address lines to select Q7 at IC12 and IC14 which is not connected. The data lines are:

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Output on Q6 (47HC259)
Select IC21 (74HC259)
Select Q6 in IC21

The input to XOR2 pin (13) is logic 1. Therefore the XOR2 works as an inverter it will invert the low coming from the compl2 to logic 1 which is applied to INT2 pin (12) of the processor Z80180 as shown in Fig.3. After a short time the processor will have low at pin (11) INT1. Therefore the processor will be interrupted.

The processor starts executing side A of the flow chart related to INT1 subroutine as shown chart in Fig.9. The first instruction causes the data lines to be as follows:

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Not affected
Select Y7 in IC20 that clears all the addressable latches
Not affected

\[ \text{É} \]
The processor switches OFF all transistors on the board. It stores logic 1 at bits 2, 5 at memory location (9290H), (80H) at memory location (9291H) to make the program follow side B at the next execution of interrupt 1 subroutine. Then the processor will out (95H) at the address (0FH) causing address lines to select Q7 at IC12 and IC14 which is not connected. The data lines are:

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Output on Q5

Select IC21 (74HC259)

Select Q5 in IC21

Fig. 8. Interrupt 2 subroutine flow chart
The input to XOR1 pin (10) is logic 1. Therefore the XOR1 works as an inverter as it will invert the low coming from the comp1 to logic 1 which is applied to INT1 pin (11) of the processor Z80180 as shown in Fig.3.

As shown in fig.5. the output of the comp1 is logic 0 for about 38µSec before returning to logic 1. Therefore after the low period (38µSec) the output of XOR1, which acts as an
inverter, will be low again as shown in Fig.10. Thus the processor will interrupted again by INT1 executing side B of the INT1 subroutine. It stores logic 0 at bits 5 at memory location (9290H), (00H) at memory location (9291H) to make the program follows side A at the next execution of interrupt 1 subroutine. Then the processor will out (15H) at the address (0FH) causing address lines to select Q7 at IC12 and IC14 which nothing connected to it as shown in Fig.7. The data lines are:

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Output on (47HC259) Select IC21 (74HC259) Select Q5 in IC21

The input to XOR1 pin (10) is logic 0. Therefore the XOR1 works as a buffer, it will apply the high coming from the comp1 to INT1 pin (11) of the processor Z80180. As shown in figure (6) the output of the comp2 is logic 0 for about 200µSec before returning to logic 1. Therefore after the low period (200µSec) the output of XOR2, which acts as an inverter, will be low again as shown in Fig.11. Thus the processor will interrupted again by INT2 executing side B of the INT2 subroutine. It stores logic 0 at bits 4 at memory location (9290H), (00H) at memory location (9292H) to make the program follows side A at the next execution of interrupt 1 subroutine. Then the processor will out (16H) at the address (0FH) causing address lines to select Q7 at IC12 and IC14 which nothing connected to it as shown in Fig.7. The data lines are:

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Output on (47HC259) Select IC21 (74HC259) Select Q6 in IC21

The input to XOR2 pin (13) is logic 0. Therefore the XOR2 works as a buffer it will apply the high coming from the comp2 to INT2 pin (12) of the processor Z80180. The output of the XOR1 and XOR2 will depend on the two sides A, B of the two flow charts shown in Fig.8 and Fig.9. Table I describes the XOR1 output dependency.

<table>
<thead>
<tr>
<th>Comparator output</th>
<th>Control input at pin (10) of XOR1</th>
<th>Output of XOR1 gate</th>
</tr>
</thead>
<tbody>
<tr>
<td>high</td>
<td>Logic 0 (from initial setting) (so it works as a buffer)</td>
<td>High and no interrupt</td>
</tr>
<tr>
<td>low</td>
<td>Logic 0 and it woks as a buffer</td>
<td>Low and the processor interrupted and start executing side A</td>
</tr>
<tr>
<td>low</td>
<td>Logic 1 at the of side A from the subroutine so it works as an inverter</td>
<td>High and no interruption</td>
</tr>
<tr>
<td>high</td>
<td>Logic 1 and it works as an inverter</td>
<td>Low and the processor interrupted and start executing side B</td>
</tr>
<tr>
<td>high</td>
<td>Logic 0 at the end of side B and it works as a buffer</td>
<td>High and the processor is not interrupted</td>
</tr>
</tbody>
</table>
Table II describes the contents of (9290H) after each interrupt.

<table>
<thead>
<tr>
<th></th>
<th>Contents of (9290H) in Binary</th>
<th>Contents of (9290H) in Hex</th>
</tr>
</thead>
<tbody>
<tr>
<td>After INT2 side A</td>
<td>0001 0001</td>
<td>11H</td>
</tr>
<tr>
<td>After INT1 side A</td>
<td>0011 0011</td>
<td>33H</td>
</tr>
<tr>
<td>After INT1 side B</td>
<td>0001 0011</td>
<td>13H</td>
</tr>
<tr>
<td>After INT2 side B</td>
<td>0000 0011</td>
<td>03H</td>
</tr>
</tbody>
</table>

After this executing sequence for INT1 and INT2 subroutines, the flag byte stored in memory location (9290H) will contain (03H). Whenever the displaying program flips any required dot, it outs the data and the address required for flipping that dot. After a while it checks the flag byte stored in (9290H). If the displaying program detect that 03H is stored in 9290H, it will continue displaying the other dots. If not, the timer programmable reload register will count down ten times (about 5mSec) then the displaying program will switch OFF all transistors in the driver board, then it will continue displaying the other dots.

Fault Detection

From the previous section, it is clear that the flag byte stored in (9290H) will give an indication about the flipping process and the execution of the two subroutines due to the two interrupt signals $\text{INT}_1$ and $\text{INT}_2$. In the flipping circuit shown in Fig.1., supposing that T46 is not working (faulty transistor), examining the circuit in the following two cases

Case 1: T46 is broken (open circuit)

a. If the transistor is open and we want to flip the dot in the direction caused by making T32 & T17 switched ON and T46 & T3 switched OFF. In that case we find that the broken transistor T46 has no effect and the dot will flip without any problem.

b. If we want to flip the dot to the other direction caused by making T46 & T3 switched ON and T32 & T17 switched OFF, we find that the dot will not flip and no current will pass through the resistor R22. Therefore $\text{INT}_1$ and $\text{INT}_2$ will not work, then flag byte stored in (9290H) will contain (00H).

Case 2:

a. If T46 is short and we want to flip the dot in the direction caused by making T32 & T17 OFF and T46 & T3 ON. In this case we find that the dot will flip normally. The flag byte stored in (9290H) contains (03H).

b. If T46 is short and we want to flip the dot in the direction caused by making T32 & T17 ON and T46 & T3 OFF. The 30V will transfer through the two diodes to the collector of T17, which will be switched ON causing a rectangular pulse at R22 as shown in Fig.12. No current will pass through the coil. Therefore no flipping occurred. The voltage drop across R22 is 8V rectangular with 100µSec duration causing the wave shaping circuit to charge until reaching 5.2v then discharging again to zero as shown in Fig.13. Comparing this new signal with 2 V and 3.4v in comp1 and comp2 will cause the $\text{INT}_1$ and $\text{INT}_2$ to be as depicted in fig.14. It is obvious; there are differences between the $\text{INT}_1$ and $\text{INT}_2$ in the case of normal and faulty
transistors. \( \text{INT1} \) will broaden and overlap in time with \( \text{INT2} \) as depicted in the fig.15. In case of no short circuit the processor will execute \( \text{INT2} \) subroutine, this will write (11H) in (9290H), and stay for about 25\( \mu \)Sec before executing \( \text{INT1} \) subroutine as depicted in fig.15. In case of T46 is short circuit the processor will execute \( \text{INT2} \) subroutine and because of the overlapping between the two interrupts it will directly execute \( \text{INT1} \) subroutine. This will write (33H) in memory location (9290H). By checking this byte after the first return from interrupt, finding (33H) stored in it means that there is a short circuit transistor, the byte stored in (9290H) is checked twice, after first return from interrupt to check if there is a short circuit transistor and after about 500\( \mu \)Sec to check if there is a broken transistor. Table III demonstrates the content of the memory location in (9290H) and its indications:

Table III:

<table>
<thead>
<tr>
<th>Content of 9290H</th>
<th>Indication</th>
</tr>
</thead>
<tbody>
<tr>
<td>03</td>
<td>No fault</td>
</tr>
<tr>
<td>00</td>
<td>Open circuit (broken transistor)</td>
</tr>
<tr>
<td>33</td>
<td>Short circuit transistor</td>
</tr>
</tbody>
</table>

Fig.12. Voltage across R22 "point E and GND"

Fig.13. Pins "4", "6" IC4 comparator

Fig.14. Timing diagram for \( \text{INT1} \) and \( \text{INT2} \) in case of No Fault
Fig.15. Timing diagram for INT1 and INT2 in case of Short Transistor

Conclusion

Fault detection for displayed data in signal state boards is very important. We have analyzed in details the schematic diagram of the SSB driving board. We have studied the existing PC and SSB software programs. We have extracted the hexadecimal program loaded in the driver board EPROM and disassembled to investigate it. We have performed a visual basic program to control the SSB instead of the old one written in Pascal to cope with the difficulties result in executing the Pascal program using high speed computers. The program includes a new added fault tracing section to detect the error in displaying and gives an alarm to the station operator to deal with this error by use another way to tell the right messages to the vessel.

References