EXPERIMENTAL OSCILLATOR PHASE NOISE REDUCTION TECHNIQUE

H. Kimouche*

ABSTRACT
This work presents a novel design methodology for reducing oscillator phase noise. This method is based on the choice of a topology of oscillator, as well as on the mastery of the nonlinear behavior of the active element. Obtained experimental results with the help of dielectric resonator oscillator (DRO) are presented for different kind of transistors.

KEYWORDS
Oscillators, Phase noise, Resonator, Cavities, Phase shifter.

*Teacher-Researcher, Dpt. Electronic, Microwaves/Radar Laboratory, Polytechnic Military School, Algiers, Algeria.
1. Introduction

The growing development of microwave technologies, especially for markets of satellite telecommunications and communications between mobile, necessitates to design and realize microwave modules (Emission and Reception) being able to function to increasingly raised frequencies, with optimized performances in gain, in power and noise. So, demand of microwave sources with very high spectral purity becomes very important. Indeed, realization of microwave oscillators presenting a reduced phase noise remains one of the key points in the performance optimization research of current telecommunication systems.

To tempt to improve the spectral purity of an oscillator, the utilization of resonating structures with high quality factor in the feedback system is commonly admitted. From these oscillators topologies, several techniques exist that consist of adding particular circuits around the oscillator in a manner to reduce its phase noise. However, actually it does not exist a systematic method allowing to design an oscillator with a minimum phase noise from a given transistor and resonator. In this communication, we are going to expose a new method allowing to minimize the phase noise in dielectric resonator oscillators (DRO).

This method is based on the optimization of the nonlinear behavior of the active component, as well as on the choice of the appropriate oscillator topology.

This paper reports the first experimental results establish from a 10 GHz oscillator.

2. Phase noise

Phase noise in oscillators is dominated by low frequency 1/f noise up-conversion, which is caused by mixing effects between the carrier and the noise near DC which follows 1/f behavior, the common one being 1/f.

Often, phase noise measurement specifications refer to single side band noise, denoted by a script $L(f_m)$, it is defined as being the ratio of the power of noise contained in a lateral band of 1Hz, situated at a distance $f_m$ from the carrier, and the power of the carrier, shown in figure (1): 

$$L(f_m) = \left(\frac{P_{ssb}}{P_s}\right)_{10^6}$$  \hspace{1cm} (1)

![Fig.1. Spectrum of noisy oscillator](image)

Where: $P_s$ is the power of the carrier at fundamental, $P_{ssb}$ is the level of power in the lateral band equal width $b$. 
3. Principle of the method

The principle of the method is to allow to define from a transistor and a given resonator, the topology of the free running oscillator, as well as large signal characteristics to privilege, so as to collect a minimum phase noise. This principle applies indifferently to oscillators with bipolar or field-effect transistors. The resonator can be a metallic cavity or classic resonator. Obviously, the end result will depend directly on nonlinear characteristics and low frequency noise of the semiconductor component, as much as those of the resonator.

This method is based on two fundamental criteria:
➢ The optimization of the transistor nonlinear behavior.
➢ The choice of DR Oscillator topology.

Consider the topology of the oscillator, which the cavity functions in transmission. The diagram of an amplifier coupled to the cavity can be represented under the form shown in figure (2):

![Fig.2. Basic circuit oscillator topology](image_url)

The admittance Yc, the admittance of a parallel circuit \( G_r L_r C_r \), represents the resonant circuit that is coupled to the amplifier with an ideal transformer, ratios \( n_1 \) and \( n_2 \). The resonator factor \( Q_r \) is then given by:

\[
Q_r = \frac{\omega_0}{2G_r} \left. \frac{dB_r}{d\omega} \right|_{\omega_0} = \frac{\omega_0 C_r}{G_r}
\]  \( (2) \)

Where \( \left. \frac{dB_r}{d\omega} \right|_{\omega_0} \) is the resonator slope factor.

The amplifier realized with a field-effect or bipolar transistor is adapted 50Ω in input and output for a large signal functioning. To realize the adaptation of the transistor, a simple solution consists of using ideal impedance transformers, that are going to return the impedance of \( 1/G_0=50\Omega \) at each access. In these conditions the amplifier can always be described at large signal analysis around the frequency of oscillation by the simplified diagram of the figure (3):
However, as we move around the frequency \( f_0 \), we no longer maintain perfect adaptations in input and output of the amplifier. The elements introduced for the adaptation at \( f_0 \) return then an imaginary part:

\[
J \frac{dB}{d\omega} \Delta \omega \quad \text{with} \quad \Delta \omega = \omega - \omega_0
\]

The diagram of figure (3) then becomes as shown in figure (4):

![Amplifier diagram round \( f_0 \)](image)

The oscillator diagram, described around the frequency \( f_0 \) of the system in autonomous regime, becomes then as shown in figure (5):

![Oscillator diagram](image)

The oscillation conditions at frequency \( f_0 \) are independent of the plane in which we define them. They can be calculated in any plane of the circuit and notably in the plane of entry of figure (5). Around \( \omega_0 \), we then obtains:
At \( \omega_0 \), the oscillation condition is reduced to:

\[
G_0 + n_1^2 G_1 + \frac{n_1^2}{n_2^2} G_0 - G \text{meq} \frac{n_1}{n_2} = 0
\]

Values of \( n_1 \) and \( n_2 \) have to be suitably chosen to optimize phase noise and are going therefore to depend from the point of the chosen characteristic \( P_{\text{out}} = f(P_{\text{in}}) \) of the amplifier. The oscillator will be efficient in terms of phase noise that the dielectric resonator will be efficient. If we express the quality factor of the resonator alone according to stored energy and the power dissipated in the resonator, we can write:

\[
Q_r = 2\pi \frac{\text{stored energy}}{\text{dissipated power by cycle}} = \frac{1}{\frac{1}{\omega_0} \frac{1}{G_r} \frac{V_r^2}{2}} \frac{1}{\omega_0} \frac{1}{G_r} \frac{V_r^2}{2}
\]

the oscillator efficiency \( \eta \), with and without resonator, can be written then:

\[
\eta = \frac{\text{stored energy with resonator}}{\text{stored energy without resonator}} = 1 + \frac{n_1^2 \frac{dB_r}{d\omega} V_r^2}{E_{\text{in}} + \frac{n_1^2}{n_2^2} E_{\text{out}}}
\]

Where \( E_{\text{in}} \) is energy stocked at amplifier input.

\( E_{\text{out}} \) is energy stocked at the amplifier output.

If we add an isolator at the amplifier end to maintain the load admittance constant, then the term \( E_{\text{out}} \) does not intervene. The preceding relationship (6) simplifies and becomes:

\[
\eta = 1 + \frac{n_1^2 \frac{dB_r}{d\omega} V_r^2}{E_{\text{in}}}
\]

We can from relationships (5) and (7) take conclusions: the resonator efficiency will be great that the term \( \frac{dB_r}{d\omega} \) will be great. But for a given resonator (for a quality factor \( Q_r \) perfectly definite), the fact to increase \( \frac{dB_r}{d\omega} \) returns to maximize energy stored in the resonator. According to the definition of the quality factor \( Q_r \), we have:

\[
\frac{1}{4} \frac{d}{d\omega} \frac{V_r^2}{\omega^2} = \frac{1}{2} \frac{G_r Q_r V_r^2}{\omega_c} = \frac{Q_r}{\omega_0} \times \text{dissipated power in the resonator (8)}
\]

So the fact to store a maximum of energy returns also to have a maximal resonator dissipated power (at \( Q_r \) constant).

The power dissipated in the resonator represents the difference between powers to transistor accesses. In other terms, the resonator power dissipated is equal to the maximal power added \( (P_{\text{add, max}}) \) of the transistor.

So, it is essential that transistor in oscillation state operates as close as possible at his maximal power added to obtain a minimum phase noise.
In these conditions, the transistor diagram of figure (5) can be considered as its diagram equal to the point of maximal power added. In this point, \( G_{\text{meq}} \) and \( V_{\text{in}} \) are related by:

\[
\frac{G_{\text{meq}}}{8G_0} - \frac{1}{2} G_0 V_{\text{in}}^2 = P_{\text{add}}_{\text{max}}
\]

(9)

The input transistor voltage \( V_{\text{in}} \) is then fixed by the point at \( P_{\text{add}}_{\text{max}} \) on the amplifier curve \( P_{\text{out}} = f(P_{\text{in}}) \) loaded by the isolator.

In conclusion to minimize the phase noise, two conditions are necessary:
- The active element has to function to provide its maximum power added.
- Energy stored in the resonator has to be transferred at the transistor input. This transfer is maximized by the adjustment of \( n_1 \) and \( n_2 \) values, as well as by the phase shift existing between access of the resonator and the transistor input.

4. Experimental verifications

We are going to verify these purposes with an experimental system developed with the topology where the cavity is in transmission as shown in figure (6):

The characterization system is composed with the following elements:
- The cavity, composed with the dielectric resonator coupled to two microstrip lines, the resonance frequency is equal to 10 GHz.
- An amplifier with high gain, working in linear manner.
- Two tuners beforehand characterized.
- The transistor with his Wiltron support.
- Couplers, to collect and verify signals in input and output of transistor.
- An isolator (50O).
- Two phase shifter practically without losses, to control phase conditions feedback.

It is necessary to add the second phase shifter between cavity and amplifier in order to maximize the transfer of energy.

Phase noise was measured using the HP phase noise measurement system. We have used two kinds of transistor, a field effect transistor PHEMT (CENSA132) and a
heterojunction bipolar transistor HBT (MJF4417), each transistor has been adapted in low level gain first, then in maximal power added.

A Bipolar transistor (Censa 132) has first been adapted in low-level gain. We have then measured the phase noise for an input power corresponds to the maximum power added. Then we have made vary this input power around that giving the maximum power added. The phase noise at 10KHz of the carrier is presented versus phase shift $\phi_2$ brought by the phase shifter placed on the input transistor.

![Graph](image)

**Fig. 7. Transistor adapted in low-level gain**

We have proceeded the similar manner, but here the transistor is adapted in maximum power added. Obtained results are indicated on the figure (8):

![Graph](image)

**Fig. 8. Transistor adapted in maximum power added**

We observe that the curve associated with a maximum power added presents a minimum of phase noise. To compare the influence of the two adaptations (in low level gain and in power added) on noise, we have represented on figure (9) the noise curves for the two optimums of power added.
We observe that the best result is obtained when the transistor is adapted in maximum power added. We have measured a second PHEMT transistor (MGF4417). The same step has been followed, the transistor is adapted first in low level gain and we measure the oscillator noise versus phase shift, then we adapt the transistor in maximum power added and we measure the phase noise at 10KHz of the carrier, the results are shown in figure (10),(11):
We notice for this component also, variations of the phase noise in function of the phase shift brought. The same trends are confirmed, namely that for the two adaptations, the minimum phase noise is obtained for a maximum power added. If we compare now levels of phase noise obtained for the adaptation in gain and in power, comparison presented on the figure (12). We observe that the adaptation presenting a minimum phase noise is the adaptation in power added.

![Graph showing phase noise vs. phase shift for low level gain and power added adaptations.]

5. Conclusions

In this communication, we have presented experimental results of a new design method of low phase noise oscillators, method based on the mastery of the nonlinear behavior of the amplifier element, as well as on the choice of a topology of the feedback circuit. We have shown the fact that the transistor functions to maximum power added, allows to dissipate the maximum of power in the cavity, and thus to increase its efficiency, and therefore to reduce the noise of phase. The choice of an optimal topology of the oscillator, with two phase shifting in the reaction loop associated to an isolator, allows to have the maximal transfer of energy stored between the cavity and the entry of the transistor.

6. References
