Securing the data stored on E-passport is a very important issue. RSA encryption algorithm is suitable for such application with low data size. In this paper the design and implementation of 1024 bit-key RSA encryption and decryption module on an FPGA is presented. The module is verified through comparing the result with that obtained from MATLAB tools. The design runs at a frequency of 36.3 MHz on Virtex-5 Xilinx FPGA. The key size is designed to be 1024-bit to achieve high security for the passport information. The whole design is achieved through VHDL design entry which makes it a portable design and can be directed to any hardware platform.
Shehata, K., Hussien, H., & Yehia, S. (2014). FPGA Implementation of RSA Encryption Algorithm for E-passport Application. The International Conference on Electrical Engineering, 9(9th International Conference on Electrical Engineering ICEENG 2014), 1-5. doi: 10.21608/iceeng.2014.30363
MLA
Khaled Shehata; Hanady Hussien; Sara Yehia. "FPGA Implementation of RSA Encryption Algorithm for E-passport Application". The International Conference on Electrical Engineering, 9, 9th International Conference on Electrical Engineering ICEENG 2014, 2014, 1-5. doi: 10.21608/iceeng.2014.30363
HARVARD
Shehata, K., Hussien, H., Yehia, S. (2014). 'FPGA Implementation of RSA Encryption Algorithm for E-passport Application', The International Conference on Electrical Engineering, 9(9th International Conference on Electrical Engineering ICEENG 2014), pp. 1-5. doi: 10.21608/iceeng.2014.30363
VANCOUVER
Shehata, K., Hussien, H., Yehia, S. FPGA Implementation of RSA Encryption Algorithm for E-passport Application. The International Conference on Electrical Engineering, 2014; 9(9th International Conference on Electrical Engineering ICEENG 2014): 1-5. doi: 10.21608/iceeng.2014.30363
)
View on SCiNiTO