Abstract: The goal of the paper is to optimize the PISA architecture for the ONU Auto-discovery process. This Auto-discovery process has been written in C language following the IEEE 802.3ah MPCP standard. Using SimpleScalar [3] simulation tool, the architecture profile is evaluated in order to decide the range of the design exploration. Then, using Wattch [1] and CACTI [2] simulation tools the CPI, average power consumed and cache area are calculated for each design point, the cost function is defined and evaluated for each design point using greedy strategy. The Auto-discovery process has been written in VHDL and using Synopys power compiler [4] the power consumption has been calculated and then we compared between the VHDL implementation and the PISA architecture from the power consumption point of view.
Mady, A. E., Tonini, A., & Finardi, D. (2008). Design space exploration of PISA architecture for ONU auto-discovery process. The International Conference on Electrical Engineering, 6(6th International Conference on Electrical Engineering ICEENG 2008), 1-9. doi: 10.21608/iceeng.2008.34237
MLA
Alie El-Din Mady; Andrea Tonini; Davide Finardi. "Design space exploration of PISA architecture for ONU auto-discovery process". The International Conference on Electrical Engineering, 6, 6th International Conference on Electrical Engineering ICEENG 2008, 2008, 1-9. doi: 10.21608/iceeng.2008.34237
HARVARD
Mady, A. E., Tonini, A., Finardi, D. (2008). 'Design space exploration of PISA architecture for ONU auto-discovery process', The International Conference on Electrical Engineering, 6(6th International Conference on Electrical Engineering ICEENG 2008), pp. 1-9. doi: 10.21608/iceeng.2008.34237
VANCOUVER
Mady, A. E., Tonini, A., Finardi, D. Design space exploration of PISA architecture for ONU auto-discovery process. The International Conference on Electrical Engineering, 2008; 6(6th International Conference on Electrical Engineering ICEENG 2008): 1-9. doi: 10.21608/iceeng.2008.34237
)
View on SCiNiTO